



## Product Change Notification / SYST-18WLHI601

---

### Date:

20-Jan-2023

### Product Category:

8-bit Microcontrollers

### PCN Type:

Document Change

### Notification Subject:

Data Sheet - AVR128DB28/32/48/64 Data Sheet

### Affected CPNs:

[SYST-18WLHI601\\_Affected\\_CPN\\_01202023.pdf](#)

[SYST-18WLHI601\\_Affected\\_CPN\\_01202023.csv](#)

### Notification Text:

SYST-18WLHI601

Microchip has released a new Datasheet for the AVR128DB28/32/48/64 Data Sheet of devices. If you are using one of these devices please read the document located at [AVR128DB28/32/48/64 Data Sheet](#).

**Notification Status:** Final

#### Description of Change:

Document	<ul style="list-style-type: none"><li>• General improvement of the documentation and its structure</li><li>• Updated terminology used throughout the data sheet:<ul style="list-style-type: none"><li>– Master is replaced by host</li><li>– Slave is replaced by client Features</li></ul></li></ul>
Features	<ul style="list-style-type: none"><li>• The Flash write/erase endurance is 1,000 cycles</li></ul>
Pinout	<ul style="list-style-type: none"><li>• Added "RESET" to PF6 pin</li></ul>
Hardware Guidelines	<ul style="list-style-type: none"><li>• Connection for Power Supply section:<ul style="list-style-type: none"><li>– Primary decoupling capacitor (C1) changed to 100 nF</li><li>– Additional decoupling capacitor added (C3) for system with fast transients</li></ul></li><li>• Connection for RESET section:<ul style="list-style-type: none"><li>– Added section for UPDI enable using High-Voltage override</li></ul></li><li>• Connection for UPDI Programming section:</li></ul>

	<ul style="list-style-type: none"> <li>– Added section for new UPDI connector (UPDI Connector v2)</li> </ul>
Power Supply	<ul style="list-style-type: none"> <li>• Update to block diagram (AVDD and VDD internal connections)</li> <li>• Update to table with pin descriptions</li> </ul>
AVR® CPU	<ul style="list-style-type: none"> <li>• Update to block diagram (broken arrow)</li> <li>• Added single cycle ALU operation to “Instruction Execution Timing”</li> <li>• Update to the Extended Memory Pointer section</li> <li>• More detailed description of CCP section</li> <li>• Update to RAMPZ register description</li> </ul>
Memories	<ul style="list-style-type: none"> <li>• Updated the memory map image</li> <li>• Update to SRAM table</li> <li>• Update to SIGROW section, Signature Row register Device ID n</li> <li>• Update to CRCSRC bit field and</li> <li>• Update to EESAVE bit of the System Configuration 0 fuse</li> </ul> <p>– EEPROM is saved during a chip erase regardless of whether the device is locked or not</p>
Peripherals and Architecture	<ul style="list-style-type: none"> <li>• Update to Interrupt Vector Mapping section, Interrupt Vector Mapping table</li> <li>• Update to SYSCFG section, Device Revision ID Register description</li> </ul> <p>– MAJOR bit field contains the major revision for the device. 0x01 = A, 0x02 = B, and so on.</p>
NVMCTRL	<ul style="list-style-type: none"> <li>• Update to Features section</li> <li>• Update to Interrupts section (table)</li> </ul>
CLKCTRL	<ul style="list-style-type: none"> <li>• Update to block diagram</li> <li>• Update to Main Clock Selection and Prescaler section, caution text</li> <li>• Auto-Tune section is replaced by new section Manual Tuning and Auto-Tune and all the text is replaced</li> <li>• Update to Clock Failure Detection section</li> <li>• Update to 32.768 kHz Crystal Oscillator Control A register and “Note” added to LowPower Mode bit</li> <li>• Update to External High-Frequency Oscillator Control A register</li> </ul>
SLPCTRL	<ul style="list-style-type: none"> <li>• Update to Voltage Regulator Configuration section (table)</li> </ul>

	<ul style="list-style-type: none"> <li>• Update to Sleep Modes section</li> <li>• Added Configuration Change Protection section</li> <li>• Update to Voltage Regulator Control Register</li> <li>– Update to HTLLEN bit description and “Warning”</li> <li>– Update to PMODE bit field description</li> </ul>
RSTCTRL	<ul style="list-style-type: none"> <li>• Updated sections: <ul style="list-style-type: none"> <li>– Initialization</li> <li>– Block Diagram</li> <li>– Power-On Reset (POR)</li> <li>– Reset Sources</li> </ul> </li> </ul>
CPUINT	<ul style="list-style-type: none"> <li>• Update to Functional Description section</li> <li>• Update to Control A register</li> </ul>
EVSYS	<ul style="list-style-type: none"> <li>• Update to Channel n Generator Selection register</li> </ul>
PORT	<ul style="list-style-type: none"> <li>• Update to Initialization section</li> <li>• Update to Multi-Pin Configuration section</li> <li>• Update to Virtual Ports section</li> <li>• Update to Multi-Pin Configuration register</li> <li>• Update to Pin n Control register</li> </ul>
MVIO	<ul style="list-style-type: none"> <li>• Update to Operation section: <ul style="list-style-type: none"> <li>– Update to Power Sequencing section</li> </ul> </li> </ul>
BOD	<ul style="list-style-type: none"> <li>• Update to Control B register</li> </ul>
WDT	<ul style="list-style-type: none"> <li>• Update to Operation section: <ul style="list-style-type: none"> <li>– Update to Normal Mode section</li> <li>– Update to Window Mode section</li> </ul> </li> </ul>
TCA	<ul style="list-style-type: none"> <li>• Update to Overview section, Timer/Counter Clock Logic figure in the Block Diagram sub-section</li> <li>• Update to Functional Description section: <ul style="list-style-type: none"> <li>– Update to Frequency Waveform Generation section</li> <li>– Update to Split Mode - Two 8-Bit Timer/Counters section</li> </ul> </li> <li>• Update to Control C register</li> </ul>

	<ul style="list-style-type: none"> <li>• Update to Event Control register</li> <li>• Update to Temporary Bits for 16-Bit Access register</li> <li>• Update to Counter Register - Normal Mode register</li> <li>• Update to Control C - Split Mode register</li> </ul>
TCB	<ul style="list-style-type: none"> <li>• Update to Functional Description section: <ul style="list-style-type: none"> <li>– Update to Initialization section</li> </ul> </li> <li>• Update to Single-Shot Mode sub-section and to the EDGE bit description in the TCB.EVCTRL register <ul style="list-style-type: none"> <li>– When the EDGE bit of the TCB.EVCTRL register is written to “1” or “0”</li> </ul> </li> <li>• Update to Output section</li> <li>• Update to 32-Bit Input Capture section</li> </ul>
TCD	<ul style="list-style-type: none"> <li>• Update to Function Description section, Programmable Output Events sub-section</li> </ul>
RTC	<ul style="list-style-type: none"> <li>• Update to RTC Functional Description section, Configure RTC sub-section</li> <li>• Update to PIT Functional Description section, Initialization sub-section</li> </ul>
USART	<ul style="list-style-type: none"> <li>• Update to Transmit Data Register Low Byte register</li> <li>• Update to Transmit Data Register High Byte register</li> </ul>
TWI	<ul style="list-style-type: none"> <li>• Update to the TWI Basic Operation section</li> <li>• Updated registers: <ul style="list-style-type: none"> <li>– Control A</li> <li>– Dual Mode Control Configuration</li> <li>– Master Control A</li> <li>– Master Control B</li> <li>– Client Control B</li> </ul> </li> </ul>
CCL	<ul style="list-style-type: none"> <li>• Updated sections: <ul style="list-style-type: none"> <li>– Truth Table Logic</li> <li>– Truth Table Inputs Selection</li> <li>– Clock Source Settings</li> </ul> </li> <li>• Updated registers: <ul style="list-style-type: none"> <li>– LUTn Control A</li> </ul> </li> </ul>

	<ul style="list-style-type: none"> <li>– TRUTHn</li> </ul>
AC	<ul style="list-style-type: none"> <li>• Update to INTMODE bit field description of the AC Interrupt Control (ACn.INTCTRL)</li> </ul> <p>Register</p>
ADC	<ul style="list-style-type: none"> <li>• Updated sections: <ul style="list-style-type: none"> <li>– Starting a Conversion</li> <li>– Temperature Measurement</li> </ul> </li> </ul>
DAC	<ul style="list-style-type: none"> <li>• Updated the DAC Block Diagram</li> <li>• Updated sections: <ul style="list-style-type: none"> <li>– Features</li> <li>– DAC Output</li> <li>– Operation</li> </ul> </li> <li>• Updated the DAC Block Diagram</li> <li>• Update to DATA register</li> </ul>
OPAMP	<ul style="list-style-type: none"> <li>• Updated sections: <ul style="list-style-type: none"> <li>– Input Voltage Range</li> <li>– Offset Calibration</li> <li>– Application Usage</li> </ul> </li> </ul>
UPDI	<ul style="list-style-type: none"> <li>• Added section Addressing the Program Memory Space</li> <li>• Updated sections: <ul style="list-style-type: none"> <li>– UPDI UART</li> <li>– One-Wire Enable</li> </ul> </li> <li>• Updated registers: <ul style="list-style-type: none"> <li>– Status A</li> <li>– ASI Key Status</li> <li>– ASI Reset Request</li> <li>– ASI Control A</li> <li>– ASI System Status</li> <li>– ASI CRC Status</li> </ul> </li> </ul>
Electrical Characteristics	<ul style="list-style-type: none"> <li>• Entire section updated based on validation data</li> </ul>

	<ul style="list-style-type: none"> <li>• Updated the Memory Programming Specifications</li> <li>– The Flash memory cell endurance changed to 1k</li> <li>– Table notes added</li> <li>• Updates to the TWI Section</li> </ul>
Characteristics Graphs	<ul style="list-style-type: none"> <li>• Section added</li> </ul>
Ordering Information	<ul style="list-style-type: none"> <li>• Added note regarding automotive parts</li> </ul>
Package Drawings	<ul style="list-style-type: none"> <li>• Added wettable flank packages</li> <li>• Correction to 64-pin VQFN package drawing</li> <li>• Added Package Marking Information section</li> </ul>

**Impacts to Data Sheet:** None

**Reason for Change:** To Improve Productivity

**Change Implementation Status:** Complete

**Date Document Changes Effective:** 20 Jan 2023

**NOTE:** Please be advised that this is a change to the document only the product has not been changed.

**Markings to Distinguish Revised from Unrevised Devices:** N/A

## Attachments:

[AVR128DB28/32/48/64 Data Sheet](#)

Please contact your local [Microchip sales office](#) with questions or concerns regarding this notification.

## Terms and Conditions:

If you wish to receive Microchip PCNs via email please register for our PCN email service at our [PCN home page](#) select register then fill in the required fields. You will find instructions about registering for Microchips PCN email service in the [PCN FAQ](#) section.

If you wish to change your PCN profile, including opt out, please go to the [PCN home page](#) select login and sign into your myMicrochip account. Select a profile option from the left navigation bar and make the applicable selections.

Affected Catalog Part Numbers (CPN)

AVR128DB28-E/SP  
AVR128DB28-E/SS  
AVR128DB28-E/SO  
AVR128DB28-I/SP  
AVR128DB28-I/SS  
AVR128DB28-I/SO  
AVR128DB28T-I/SS  
AVR128DB28T-I/SO  
AVR128DB28T-E/SS  
AVR128DB28T-E/SO  
AVR128DB32-E/RXB  
AVR128DB32-E/PT  
AVR128DB32-I/RXB  
AVR128DB32-I/PT  
AVR128DB32T-I/RXB  
AVR128DB32T-I/PT  
AVR128DB32T-E/RXB  
AVR128DB32T-E/PT  
AVR128DB48-E/6LX  
AVR128DB48-E/PT  
AVR128DB48-I/6LX  
AVR128DB48-I/PT  
AVR128DB48T-I/6LX  
AVR128DB48T-I/PT  
AVR128DB48T-E/6LX  
AVR128DB48T-E/PT  
AVR128DB64-E/MR  
AVR128DB64-E/PT  
AVR128DB64-I/MR  
AVR128DB64-I/PT  
AVR128DB64T-I/MR  
AVR128DB64T-I/PT  
AVR128DB64T-E/MR  
AVR128DB64T-E/PT